The goal of TAXYS is to provide a framework for developing real-time embedded code and verifying its correct behavior with respect to quantitative tiniing reqnirements. To achieve so, TAXYS connects France Telecom's ESTEREL compiler SAXO-RT with VERIbIAG's model-checker KRONOS. TAXYS has been succcssfully applied on real industrial telecommunication systems, such as a GSM radio link from Alcatcl and a phone prototype from France Telecom.
Introduction
Real-time systems are those systems whose correct functioning is subject to and must ensure the fulfillment of strict, timing constraints such as tight execution and response times. Timing errors in embedded real-time softwa,re are very difficult to detect as its behavior is extremely sensitive to both the underlying executiori platform and the patterns of external stimuli. The development of such software needs using rigorous methods and tools for generating executable code that meets the timing requirement,s at run-time.
Typically, a real-time application is composed of a set of components that interact. The role of the schedd e r is to dispatch their execution in a way such t,hat the timing requirements imposed on the components (e.g., period: deadline) and the whole system (e.g., synchronization, progress, mutual exclusion) are met. An approach to schedulability that, ha.s been thoroughly studied in the real-time systems literature (e.g., [la]) consists in (1) giving a scheduling policy (e.g., R.M. 4 , EDF [HI), and (2) showing the systeni is scbedulablc with such a policy. This theory led to the devclopment of real-time operating systems (RTOS) (e.g., [15] ), which typically provide preemptive scheduling algorithms based on priorities and implement protocols for avoiding deadlocks (e.g., [21] ). The scheduling is ensured at run-time by the RTOS scheduler. Correctness is thereby guaranteed by the fulfillment of the schedulability conditions. This approach proved to be useful for hard real-time applications where the behavior of the environment is not predictable. There are, however, real-time systems which interact with strongly constrained environments. For such applica,tions, it is desirable to generate tailor-made schedulers that make optimal use of the underlying execution hardware arid shared resources, guided by the knowledge of all the possible behaviors of the environment. In this case, we can use a model of the system, the environnient and the requirements to build an application-specific scheduler. Several model-based approaches to schedulability have becn proposed in the literature, e.g., [19, 6, 16, 1, 171. In fact, a scheduler can be regarded as a controller that prevents t,he system from performing "undesired" actions that can lead to the violation of a deadline. Thus, the construction of a scheduler from a model can theoretically be rephrased as a coritroller synthesis problem. One well-known approach to controller synthesis in the context of discrete-event systems is the one first proposed in [25] , where the actions of the system are classified as controllable, which are those under control of the application, or uncontrollable, which correspond to the actions of the environment. The role of the controller is to forbid or to force certain controllable actions to ensure the state of the systeni remains in a desired set. In [2] we have proposed a methodologv for model-based schedulability of real-time tems that combines (1) recent results on compositional modeling of timed systems [ll] and (2) the controller synthesis algorithm for timed automata [4] developed in [5] . Our approach has been experimented on several case studies that illustrated its interest but also exposed its weaknesses, notably its high computational cost. A compositional methodology to try to overconie In this paper, we pursue an alternative direction that consists in focusing on a particular programming lan- 
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We use ESTEREL [lo] as developmerit language of the applicat,ion. This language provides powerful constructs for management of parallelism and exceptions. It has rigorously defined semantics. ESTER.EL programs run in a single thread on a single processor and can access external data and call routines written in C for complex (numerical) computations. In this context, an embedded real-time program is decomposed into a control part, written in ESTEREL and a data-manipulation part, writken in C. The program is compiled with the ESTEREL compiler S AXO-KT [24] that generates very efficient sequential C code targeted to mono-processor hardware architectures. The order of execution of the specified parallel modules is resolved at compile time. Such an implementation is (functionally) correct modulo the so-called synchrony assumption, which states that the program always reacts faster than its environment [TI. However, it may not satisfy t,he real-time requirements which depend on the execution speed of the target machine and the timing constraints imposed by the environment. In practice, validating the synchrony assumption amounts to show that the environment does not take too much lead over the application. This requires the use of a "realistic" synchrony assumption strongly depending on the application and its interactions with the environment. To interface the real-time system with its environment,, we need to use an external event-handler which keeps track of the history of the environment and triggers computation steps of the application.
To check whether the program meets the timing requirements, we have developed the tool TAXUS [9, 131, which integrates SAXO-RT and the verification techniques implemented in the tool KRONOS [14] . The basic underlying idea of TAXYS consists in producing a formal model (actually, a timed automaton [4] ), that captures the real-time behavior of the whole application composed of the program, its execution constraints, and the external environment. The ESTEREL source code is annotated with timing constraints of two kinds: (a) time intervals associated with the execution times of the external C functions, and (1)) the requirements to be satisfied. TAXW produces timed model of the self-sequenced execut,able code of the application. This model is composed with a timed model of the external environment. The global model is analyzed to validate timing requirements. Whenever a property is not satisfied, TAXYS generates a source-level error trace. In many cases, t,he violation of a timing constraint is indeed caused by the wrong execution order of some coniputatioiis triggered by independent events within a reaction (or synchronous step). Such problems can be remedied by automatically re-arranging the sequential code at compile time. To do so, the information derived from the error trace can be used as a compiler directive t o make SAXO-RT generat,e a correctly scheduled sequential implement ation of the ESTEREL program.
TAXUS actual design flow is shown in Fig. 1 SAXO-RT generates three C modules which compute A, H and E transition functions. KRONOS explores the system state-space by composing on-the-fly the three models. The C code is indeed an instrumented version of the actual embedded code. Thus, the model of the system is produced by running the (instrumented) embedded code itself. The on-the-fly analysis avoids the state explosion problem and only computes the reachable states for the given environment model. If a timing constraint is violated, a trace leading to this error is generated. This trace can be re-executed step by step on the SAXO-RT graphical debugger to provide to the user more precise diagnostics.
Timing analysis
We make the assumption that the execution time of the program is spent by the C functions called from the ESTEREL program. This hypothesis is true for many reactive applications if the embedded code has been compiled efficiently as with SAXO-RT [24] . The execution times of the C functions can be estimated by profiling or static analysis techniques. The ESTEREL code is annotated with pragmas specifying this information. TAXYS checks two kinds of timing requirements, namely throughput and deadline constraints. A throughput constraint expresses the fact that the program reacts fast enough for the given environment model. The violation of a throughput constraint corresponds to an overflow of H which is checked by TAXYS by default. A deadline constraint is imposes a maximum delay between a given input event from the environment and a the corresponding reaction from the program. Deadlines arc specified by annotations on the ESTEREL code.
We illustrate the approach with a simple example depicted in Fig. 2 . The program is composed of two parallel modules that control some physical device. The cyclically emitted by a sensor with a minimum delay of 65ms and a maximum of 70ms between each occurrence. The role of F is to perform some computation using the data and store the result in a shared variable.
This computation takes between 20ms and 25ms. The computed value is then used by the controller C to approximate the state of the device at that moment and apply the desired control, called a pulse. The controller C is periodically triggered by the event Pulseperiod.
Computing the pulse takes between lOms and 15ms. Pulses should be applied every l00ms with an admissible delay of at most 40ms. The value used to compute the pulse must be less than 85ms old.
The ESTEREL code of the program is depicted in Fig. 3 carrying the timing information. The execution times are given as intervals which are actually interpreted as being closed. Variables SD and PP are clocks as in the timed automata theory, that is, they are continuous variables that progress at equal rate. The assignment SD:=age (SensorData) sets SD to the time elapsed since the occurrence of the event SensorData consumed in the current reaction. Notice that this is not necessarily the last occurrence of the event which may still be in the queue. The constraint PP540 A SD<85 expresses the requirements: the deadline for a pulse is 40ms and the data used to compute the pulse has been obtained at most 85ms before. The code of the environment is depicted in Fig. 4 . Variables X and Y are clocks that are reset to 0 each time the environment emits SensorData and PulsePeriod, respectively.
The corresponding (extended) timed automata models are depicted in Fig. 5 and Fig. 6 . Dotted arrows represent eager transitions, that must happen as soon as they become enabled. The "react" transition is the beginning of a reaction that starts as soon as there is an event in the buffer of the handler. In this example, the handler delivers all the events currently present. Notice that, between the two possible orderings which are consistent with the semantics of ESTEREL, the sequential code generated by the compiler SAXO-RT schedules the filter F first when both events are simultaneously present. 
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TAXYS runs in less than a second, generates about 300 symbolic states and concludes that the timing requirements are satisfied. A symbolic state is composed of the state of the program (i.e., a valuation of the signals SensorData and PulsePeriod as present or not, and a control point), the state of the event handler (i.e., a configuration of the queue), the state of the environment (similar to the program), and a constraint on the clocks (i.e., a DBM structure used by KRONOS [14] .)
Experimental results

Communication mode of a GSM terminal
This case study is inspired from the communication mode of a GSM mobile terminal [20] . The complete design and verification of the radio link of a GSM terminal developed by Alcatel is reported in [8] . We describe here a small part of the application 191 which is composed of two modules (Fig. 7) . When the event Prepar occurs, the first module calls the C function W O , which takes 50ms to prepare the radio front end of the mobile terminal in order to receive data. Then, when the event Receipt occurs, it sequentially executes demodulation(), that takes between 80ms and looms, followed by decoding(), that finishes in 20ms. The second module is triggered by the event Freq and executes the C function f requency-comp (1, which consists in calculating the frequencies on which the data are going to be received and completes in 40ms. The computations are subject to the timing constraints annotated in the code. 
ISDN prototype phone
In [13] we presented the results obtained or1 a digital phone prototype carrying simultaneously voice and data produced by a graphic t,ablet, implemented on a 32 MIPS Digital Signal Processor (Fig. 8) . The prototype has an audio input channel sampled at 8kHz that is connected to the microphone, an rs232 input channel carrying data froni the graphic tablet, and an input channel sampled at 8 kHz to retrieve audio and graphic data sent by the network (TNR). Processing audio data consumes 3900 CPU cycles over the 4000 CPU cycles available every 1 2 5~s .
Graphic data are compressed by a vectorization algorithm which consumes sporadically between 15000 and 20000 CPU cycles. an environment model composed of two strictly periodic and independent tasks (the first carrying audio data at 8kHz and the second the graphic tablet data at 1OOHz). ISDN3 and ISDN4 with the second task being aperiodic and emitting bursts at rates varying in a non-deterministic manner between 25 and 100Hz. ISDNs and ISDNG with a third additional periodic task modeling switching between several audio modes.
In all cases, the program consists of 3000 C lines and 258 ESTEREL lines, and the environment of 120 ES-TEREL lines. Results presented in table 1 show that a buffer size of at least 6 is necessary for absorbing the sporadic task. We observe that the number of symbolic states explored by KRONOS increases exponentially with the "degree" of non-determinism of the environment. Therefore, to cope with state explosion due to environment non-determinism, it is necessary to find appropriate environment model approximations preserving the verified properties.
Conclusion
We have presented an original approach for specifying, designing and validating real-time ernbedded systems. Compared to other approaches where verification is done on an abstract model, in TAXYS the embedded code itself is effectively executed during verification. Timing analysis is done on-the-fly during the execution of the appropriately instrumented C code generated by the compiler. Instrumentation allows the verifier to observe the execution time of the application code specified in the pragmas. This approach is fully implemented in an entirely automated tool that demonstrated to be applicable to mid-size applications from the telecommunications industry. Recently, we started using TAXYS in other applicatiori domains, such as vehicle control software [23] .
